


2

Fig.3



[Fig. 4]




Fig.5

interrupt factor register

Bit0	Bit1	Bit2	Bit3	...	Bit n-1	Bit n
------	------	------	------	-----	---------	-------




Fig 6

